This course introduces students to VHDL language, and its use in logic design. By the end of the course, students will be able to understand the basic parts of VHDL model, and its usage, build complete logic structures that can be synthesized into programmable logic device hardware.